CLAIMS

What is claimed is:

- 1 1. A descrambler integrated circuit (IC) adapted to
- 2 receive scrambled digital content, a message and an
- 3 encrypted descrambling key, comprising:
- a local memory to store a unique key;
- a first process block to decrypt a message using the
- 6 unique key to produce a key;
- 7 a second process block using the key to decrypt the
- 8 encrypted descrambling key and to recover a descrambling
- 9 key; and
- a descrambler using the descrambling key to
- 11 descramble the scrambled digital content and to produce
- 12 digital content in a clear format.
 - 1 2. The descrambler IC of claim 1, wherein the
 - 2 unique key is loaded into the local memory during
 - 3 manufacture of the descrambler IC.
 - 1 3. The descrambler IC of claim 1, wherein the
 - 2 second process block is a finite state machine.
 - 1 4. The descrambler IC of claim 1, wherein the
 - 2 message is a mating key generator that comprises an
 - 3 identifier of a supplier of the scrambled digital content,
 - 4 the supplier being one of a cable provider, a satellite-
 - 5 based provider, a terrestrial-based provider, and an
 - 6 Internet service provider.
 - 1 5. The descrambler IC of claim 4, wherein the
 - 2 mating key generator further comprises an identifier that
 - 3 identifies a provider of a system that enables

- 4 transmission of the scrambled digital content and the
- 5 mating key generator message to the descrambler IC.
- 1 6. The descrambler IC of claim 5, wherein the
- 2 mating key generator further comprises (i) an identifier
- 3 that identifies a conditional access (CA) system provider
- 4 over which the scrambled digital content and the mating
- 5 key generator is transmitted, and (ii) a mating key
- 6 sequence number.
- 7. The descrambler IC of claim 1, wherein the first
- 2 process block and the second process block are logic
- 3 operating in accordance with one of the following: Data
- 4 Encryption Standard (DES), Advanced Encryption Standard
- 5 (AES), and Triple DES.
- 1 8. The descrambler IC of claim 1, wherein the
- 2 unique key is a one-time programmable value that cannot be
- 3 read or overwritten once programmed.
- 1 9. A descrambler integrated circuit (IC) adapted to
- 2 receive scrambled digital content, a mating key generator
- 3 and at least two encrypted descrambling key, comprising:
- 4 a local memory to store a unique key;
- 5 a first process block using the unique key to encrypt
- 6 the mating key generator and to produce a key;
- 7 a second process block using the key to decrypt a
- 8 first encrypted descrambling key and to recover a first
- 9 descrambling key;
- 10 a third process block using the key to decrypt a
- 11 second encrypted descrambling key and to recover a second
- 12 descrambling key; and
- a descrambler to descramble the scrambled digital
- 14 content using both the first descrambling key and the

- 15 second descrambling key in order to produce digital
- 16 content in a clear format.
- 1 10. The descrambler IC of claim 9, wherein the
- 2 unique key being loaded into the local memory during
- 3 manufacture of the descrambler IC.
- 1 11. The descrambler IC of claim 9, wherein the
- 2 mating key generator comprises an identifier of a supplier
- 3 of the scrambled digital content, the supplier being one
- 4 of a cable provider, a satellite-based provider, a
- 5 terrestrial-based provider, and an Internet service
- 6 provider.
- 1 12. The descrambler IC of claim 9, wherein the
- 2 mating key generator comprises an identifier that
- 3 identifies a provider of a system that enables
- 4 transmission of the scrambled digital content and the
- 5 mating key generator message to the descrambler IC.
- 1 13. The descrambler IC of claim 9, wherein the
- 2 mating key generator message comprises (i) an identifier
- 3 that identifies a conditional access (CA) system provider
- 4 over which the scrambled digital content and the mating
- 5 key generator is transmitted, and (ii) a mating key
- 6 sequence number.
- 1 14. The descrambler IC of claim 9, wherein the first
- 2 process block, the second process block and the third
- 3 process block are logic operating in accordance with a
- 4 Data Encryption Standard (DES).
- 1 15. The descrambler IC of claim 9, wherein the
- 2 unique key is a one-time programmable value that cannot be
- 3 read or overwritten once programmed.

- 1 16. A descrambler integrated circuit (IC)
- 2 comprising:
- 3 a local memory to store a unique key;
- a first process block, using the unique key, to
- 5 perform at least two successive cryptographic operations
- 6 on a first mating key generator in order to produce a
- 7 first key;
- 8 a second process block, using the first key, to
- 9 perform at least two successive cryptographic operations
- 10 on a second mating key generator in order to produce a
- 11 second key;
- a third process block, using the first key and the
- 13 second key, to decrypt a first encrypted descrambling key
- 14 to recover a first descrambling key;
- a fourth process block, using the first key and the
- 16 second key, to decrypt a second encrypted descrambling key
- 17 to recover a second descrambling key; and
- 18 a descrambler to descramble the scrambled digital
- 19 content using both the first descrambling key and the
- 20 second descrambling key in order to produce digital
- 21 content in a clear format.
 - 1 17. The descrambler IC of claim 16, wherein the
 - 2 first process block and the second process block operate
 - 3 in accordance with Triple Data Encryption Standard (3DES).
 - 1 18. The descrambler IC of claim 16, wherein the
 - 2 third process block and the fourth process block operate
 - 3 in accordance with Triple Data Encryption Standard (3DES).
 - 1 19. The descrambler IC of claim 16, wherein the
 - 2 third process block, using the first key, performing at
 - 3 least two decryption operations and at least one

- 4 encryption operation on the first encrypted descrambling
- 5 key in succession.
- 1 20. The descrambler IC of claim 16, wherein the
- 2 second mating key generator comprises a first field that
- 3 provides copy controls and a second field that identifies
- 4 incoming content to which the copy controls apply.
- 1 21. The descrambler IC of claim 19, wherein the
- 2 second mating key generator further comprises a third
- 3 field including a value that identifies the number of
- 4 times the digital content can be copied.
- 1 22. The descrambler IC of claim 16 being in
- 2 communication with a smart card to receive the first
- 3 mating key generator and the second mating key generator
- 4 are provided from the smart card.
- 1 23. A descrambler integrated circuit (IC) adapted to
- 2 receive scrambled digital content and to descramble the
- 3 scrambled digital content, comprising:
- a first process block to encrypt a message using a
- 5 unique, one-time programmable key to produce a first key;
- a second process block to receive an encrypted second
- 7 key and, using the first key, to decrypt the encrypted
- 8 second key in order to recover the second key in a non-
- 9 encrypted format; and
- 10 a descrambler using the second key in the non-
- 11 encrypted format to descramble the scrambled digital
- 12 content and to produce digital content in a clear format.
 - 1 24. The descrambler IC of claim 23, wherein the
 - 2 encrypted second key is an encrypted service key
 - 3 associated with at least one selected tier of service.

- 1 25. The descrambler IC of claim 23, wherein the
- 2 encrypted second key is an encrypted descrambling key from
- 3 a smart card in communication with the descrambler IC.
- 1 26. The descrambler IC of claim 23, wherein the
- 2 message encrypted by the first process block is a mating
- 3 key generator being a message that comprises an identifier
- 4 of a manufacturer of a digital device employed with the
- 5 descrambler IC.
- 1 27. The descrambler IC of claim 26, wherein the
- 2 mating key generator encrypted by the first process block
- 3 further comprises a service provider identifier, and a
- 4 conditional access (CA) provider identifier.
- 1 28. A descrambler IC comprising:
- 2 a local memory to store a unique key;
- a first process block, using the unique key, to
- 4 encrypt a message received by the descrambler IC, the
- 5 first process block to produce a user key;
- a second process block, using the user key, to
- 7 decrypt the encrypted user key received by the descrambler
- 8 IC, the second process to recover a copy protection key
- 9 from the encrypted user key;
- 10 a third process block, using the unique key, to
- 11 decrypt an encrypted descrambling key received by the
- 12 descrambler IC, the third process block to recover the
- 13 descrambling key in a clear format;
- 14 decryption logic, using the descrambling key in the
- 15 clear format, to decrypt encrypted digital content
- 16 received by the descrambler IC, the decryption logic to
- 17 recover the digital content in a clear format; and
- 18 encryption logic, using the copy protection key, to
- 19 re-encrypt the digital content in the clear format to

- 20 produce encrypted digital content for transmission from
- 21 the descrambler IC.
 - 1 29. The descrambler IC of claim 28, wherein the
 - 2 first process block to encrypt the message being a copy
 - 3 protection key generator that comprises that comprises an
 - 4 identifier of a supplier of the encrypted digital content,
 - 5 the supplier being one of a cable provider, a satellite-
 - 6 based provider, a terrestrial-based provider, and an
 - 7 Internet service provider.
 - 1 30. The descrambler IC of claim 28, wherein the
 - 2 mating key generator further comprises an identifier that
 - 3 identifies a provider of a system that enables
 - 4 transmission of the encyrpted digital content and the copy
 - 5 protection key generator to the descrambler IC.
 - 1 31. The descrambler IC of claim 30, wherein the copy
 - 2 protection key generator further comprises (i) an
 - 3 identifier that identifies a conditional access (CA)
 - 4 system provider over which the scrambled digital content
 - 5 and the mating key generator is transmitted, and (ii) a
 - 6 copy protection status to provide content management
 - 7 controls that comprise at least one of (i) a control to
 - 8 indicate whether or not the incoming content can be
 - 9 copied, (ii) a control to indicate a number of times for
- 10 playback of the digital content, and (iii) a control to
- 11 indicate a date/time of playback of the digital content.
 - 1 32. A descrambler integrated circuit (IC) adapted to
 - 2 receive scrambled digital content, a message and an
 - 3 encrypted descrambling key, comprising:
 - a local memory to store a unique key;

11

5	a first process block controlled by a non-CPU based
6	state machine to decrypt a message using the unique key to
7	produce a key;
8	a second process block controlled by a non-CPU state
9	machine using the key to decrypt the encrypted
10	descrambling key and to recover a descrambling key; and

12 descramble the scrambled digital content and to produce

a descrambler using the descrambling key to

13 digital content in a clear format.